A Large MOSFET and IGBT Lossless Gate Driver for High-Frequency commutation

Authors: Alexander Isurin (sashai@vanner.com) and Alexander Cook (alecc@vanner.com) Vanner inc. Hilliard OH

MOSFET and IGBT gate control is achieved by charging and discharging the input capacitance of the device. When we use a relatively simple charge and discharge circuit all of the energy received by the capacitor is dissipated in the passive and active components of the circuit. This may be acceptable when the value of the capacitance is low, e.g. 2 nF - 5 nF, maximum value of charge and discharge current does not exceed 4 A [5]. When a conventional driver is used, the power dissipation in the driver is approximately 1 W or higher, with a commutation frequency 1MHz [4,5,6].

There are many schematic solutions that efficiently work in the above modes. In those cases, efficiency does not go above 80% [5] or the circuit is complicated [2,5,9,13,14], or the voltage at the MOSFET and IGBT gate varies greatly [6,8]. Moreover, there is still a problem in cases where the capacitance value is 50 nF - 100 nF or more, and the commutation frequency is 100 kHz or more. The charge and discharge current goes up to 10 amps and reactive power will be 2-3 VA or higher. In those cases, the power dissipation and the unit size increase. Applying circuits with resonant power exchange can ease this problem. However, they have significant disadvantages. If high efficiency is achieved, the circuit becomes relatively complex. If efficiency is not paramount and the circuit is relatively simple, then the waveform of the charge and discharge gate capacitance takes a sinusoidal form. In this case, requirements for the quality factor of the system become higher, otherwise efficiency suffers.
The proposed topology has a high efficiency, relatively simple circuit and the charge and discharge capacitor waveform is approximately linear. In addition, the charge and discharge times are short, i.e., 80-120 nS. The design is cost effective and is patent pending.

The basic idea of this gate drive is regeneration of energy. The energy that the MOSFET or IGBT input capacitor receives is returned to the source. The topology (Fig.1) consists of: two switches (S1 & S2), a regenerative transformer Tr, a full bridge rectifier (D1-D4), large supply capacitor \( C_b \), antispike diodes (D5 - D6) and the capacitor \( C_f \) (the input capacitance of the MOSFET or IGBT).

Fig 2 shows the charging circuit for the capacitor \( C_f \). With the switch S1 turned on, the charge current flows in the circuit \(+Vcc > S1 > Tr > C_f\). This process starts at the time of \( t_0 \) (Fig. 6). Between time \( t_0 \) and \( t_1 \) the secondary winding of the transformer is shunting the primary winding. This way the resonant circuit (the leakage inductance \( L_r \) of Tr and \( C_f \)) provides the \( \frac{dv}{dt} \) for the capacitance \( C_f \). Also, in this time period, the current from the primary winding is coupled into the secondary and it charges \( C_b \), i.e. we have circulating energy. At \( t_1 \), the circulating current process stops and \( C_f \) has a voltage equal to \(+Vcc\). After \( t_1 \) the magnetizing inductance \( L_m \) of Tr begins discharging (Fig 3). The current flows from \(+Vcc > S1 > Tr > D5 > +Vcc\) until \( t_2 \), when current flow stops. Finally, \( C_f \) has a voltage of \( Vcc + Vd \).

Looking at the circuit in Fig.4 we now begin the turn off part the cycle at \( t_3 \) \( C_f \) starts discharging. The discharge current of \( C_f \) flows in the circuit \( C_f > Tr > S2 > -Vcc \). Between \( t_3 \) and \( t_4 \) we have a regeneration process (Fig 6). Most of the energy from \( C_f \) returns to \( C_b \). During this time
The transformer operates in the same way as in $t_0$ to $t_1$. At $t_2$ the voltage of $C_f$ is equal to zero and the discharge of the magnetizing inductance $L_m$ begins. The current flow is $-Vcc > D6 > Tr > S2 > -Vcc$ (Fig. 5). Finally, $C_f$ has a voltage of $-Vd$. All energy loss in this topology comes from the conductance losses in $S1$, $S2$, $D1$ through $D6$ and the transformer since there is a soft switch commutation.

An important component of the proposed topology is the transformer. It should have as small as possible leakage inductance since it determines the rise and fall time. The transformer can be a “toroid” where the primary winding of the transformer has one turn or planar, where the primary winding has one turn, (the transformer being a part of the PCB). It is possible to use a PCB coreless transformer or any other kind of a transformer that meets the specific technical requirements.

This topology was originally designed for an H-bridge power stage with ZVS and ZCS where each switch has eight MOSFETs ($FQB140N03L$) in parallel, commutation frequency is 150 kHz and fall time does not exceed 100 nS. The system required maximum efficiency in all power levels.

Figure 7 is the schematic of the gate drive as tested, and the test results matched the theoretical predictions very closely. In this schematic, the equivalent capacitance of eight MOSFETs (the number used during test) is 108nF. The commutation frequency is 150 kHz.

The following results were achieved:

Rise time = 100 - 110nS; Fall time = 80 - 90nS; Efficiency = 83.2%.

Fig 8 and 9 represents the waveform at point N1 and at the MOSFETs’ gate (N2).

Fig 10 shows the waveform at the MOSFETs’ gate (N2).
Fig 11 shows the waveform (N3) of a charge/discharge current of the gate’s capacitance (5A/div).

Fig 12 is similar to Fig 11. However, it illustrates the waveform at 1A/div. You can see the discharge of the magnetizing inductance.

Fig 13 represents the waveform of the regeneration current (N4).

The following results were achieved:

Rise time - maximum 110 nS, Fall time maximum 100 nS

(commutation time increases when any current probe is introduced in the circuit, without the probes the times are reduced).

The efficiency has been calculated as follows:

1. When there is 12VDC input and a commutation frequency of 150 kHz, current received by the gate driver without MOSFETs is measured at I=26mA

2. When there is 12VDC input and a commutation frequency of 150 kHz, current received by the gate driver with MOSFETs is measured at I=70mA. Also, a peak to peak voltage as measured on the MOSFET gate, Vc=12.72V

3. Calculating the efficiency:

\[ \eta = \frac{Ec}{P + Ec} = \frac{2621}{2621 + 528} = 0.832 \]

Where:

\[ P = 12 \times (70 - 26) = 528\text{mW} \]

Ec - energy supplied to and regenerated from, the input capacitance of the MOSFET.

\[ Ec = Vc^2 \times C_f \times F = 12.72^2 \times 0.108 \times 0.15 = 2.621\text{W} = 2621\text{mW} \]
This topology can be recommended for application in those cases where conversion is carried out by devices with large input capacitance, and the commutation frequency is 100kHz or more. Particularly, this topology can be advantageous in cases where power consumption of the drive becomes of critical importance, such as when low load efficiency is paramount.

![Fig - 1](image1)

![Fig - 2](image2)
REFERENCES


